summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorDaniel Friesel <derf@finalrewind.org>2016-01-14 21:34:08 +0100
committerDaniel Friesel <derf@finalrewind.org>2016-01-14 21:34:08 +0100
commitfd183ffa58efee030209e02d30aafc5452ac16b6 (patch)
tree0f0cc27c8aa7dc20a2ffb58e898721dcfd713f1f
parent65c5a9f7b346a84079e00500abb6fd17b2357f84 (diff)
adjust modem code for ATTiny88 (untested)
-rw-r--r--modem.c10
-rw-r--r--modem.h6
2 files changed, 8 insertions, 8 deletions
diff --git a/modem.c b/modem.c
index db4c296..dbe9d35 100644
--- a/modem.c
+++ b/modem.c
@@ -43,7 +43,7 @@ uint8_t modem_buffer_get() {
/*
* Pin Change Interrupt Vector. This is The Modem.
*/
-ISR(PCINT0_vect) {
+ISR(PCINT3_vect) {
/* Static variables instead of globals to keep scope inside ISR */
static uint8_t modem_bit = 0;
static uint8_t modem_bitlen = 0;
@@ -84,11 +84,11 @@ void modem_init() {
MODEM_DDR &= ~(1 << MODEM_PIN);
/* Enable Pin Change Interrupts and PCINT for MODEM_PIN */
- GIMSK |= (1 << PCIE);
- PCMSK |= (1 << MODEM_PIN);
+ PCMSK1 |= _BV(MODEM_PIN);
+ PCICR |= _BV(PCIE3);
- /* Timer: TCCR1: CS10, CS11 and CS12 bits: 8MHz clock with Prescaler 64 = 125kHz timer clock */
- TCCR1 = (1 << CS10) | (1 << CS11) | (1 << CS12);
+ /* Timer: TCCR1: CS10 and CS11 bits: 8MHz clock with Prescaler 64 = 125kHz timer clock */
+ TCCR1B = _BV(CS11) | _BV(CS10);
/* Enable interrupts */
sei();
diff --git a/modem.h b/modem.h
index 7fa5211..d538c22 100644
--- a/modem.h
+++ b/modem.h
@@ -14,9 +14,9 @@
/* Modem defines */
#define MODEM_SYNC_LEN 42
-#define MODEM_TIMER TCNT1
-#define MODEM_PIN PCINT3
-#define MODEM_DDR DDRB
+#define MODEM_TIMER TCNT1L
+#define MODEM_PIN PCINT24
+#define MODEM_DDR DDRA
/* Public funtions */
uint8_t modem_buffer_available();