blob: 1261515e97f946f15d402ca270f9d8e8e6b9251e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
|
#include "arch.h"
#include <avr/io.h>
#include <avr/interrupt.h>
#include <util/delay.h>
void Arch::setup(void)
{
#ifdef TIMER_CYCLES
TCCR0A = _BV(CS00);
#endif
#if defined(WITH_LOOP) || defined(TIMER_S)
TCCR1A = 0;
TCCR1B = _BV(WGM12) | _BV(CS12) | _BV(CS10); // /1024
OCR1A = F_CPU / 1024;
TIMSK1 = _BV(OCIE1A);
#endif
/*
#ifdef TIMER_US
// 16MHz/8 -> 2MHz timer
TCCR1A = 0;
TCCR2B = _BV(CS21);
#endif
*/
sei();
}
#ifdef WITH_WAKEUP
void wakeup();
#endif
#if defined(WITH_LOOP) || defined(TIMER_S)
#include "driver/uptime.h"
void loop();
#endif
void Arch::idle_loop(void)
{
while (1) {
SMCR = _BV(SE);
asm("sleep");
SMCR = 0;
asm("wdr");
#ifdef WITH_LOOP
loop();
#endif
#ifdef WITH_WAKEUP
wakeup();
#endif
#ifdef TIMER_S
uptime.tick_s();
#endif
}
}
void Arch::idle(void)
{
SMCR = _BV(SE);
asm("sleep");
SMCR = 0;
asm("wdr");
}
void Arch::delay_us(unsigned int const us)
{
_delay_us(us);
}
void Arch::delay_ms(unsigned int const ms)
{
_delay_ms(ms);
}
Arch arch;
#if defined(WITH_LOOP) || defined(TIMER_S)
ISR(TIMER1_COMPA_vect)
{
}
#endif
|
