summaryrefslogtreecommitdiff
path: root/include/arch/msp430fr5969lp
diff options
context:
space:
mode:
authorDaniel Friesel <derf@finalrewind.org>2022-01-16 18:38:21 +0100
committerDaniel Friesel <derf@finalrewind.org>2022-01-16 18:38:21 +0100
commit0d502cd0995600b1399c442697bfba5af4ae9deb (patch)
treec6c923b6cd111603bbf267b0bfac300ab89b83ba /include/arch/msp430fr5969lp
parentfb6e2fed7132ae776c62aecc2ee09ad532d482d3 (diff)
msp430fr timer: automatically set TA0CCR for low Hz values
Diffstat (limited to 'include/arch/msp430fr5969lp')
-rw-r--r--include/arch/msp430fr5969lp/driver/timer.h11
1 files changed, 9 insertions, 2 deletions
diff --git a/include/arch/msp430fr5969lp/driver/timer.h b/include/arch/msp430fr5969lp/driver/timer.h
index c07ae4e..160074a 100644
--- a/include/arch/msp430fr5969lp/driver/timer.h
+++ b/include/arch/msp430fr5969lp/driver/timer.h
@@ -58,8 +58,15 @@ class Timer {
inline void setup_hz(uint16_t const frequency) { // 2 MHz base
TA0CTL = TASSEL__SMCLK | _TA0_MAIN_DIV;
- TA0EX0 = 0;
- TA0CCR0 = 2000000UL / frequency;
+ if (frequency < 32) {
+ // 2 MHz base
+ TA0EX0 = 7;
+ TA0CCR0 = 250000UL / frequency;
+ } else {
+ // 250 kHz base
+ TA0EX0 = 0;
+ TA0CCR0 = 2000000UL / frequency;
+ }
TA0CTL |= TACLR;
}
#endif