blob: a048c3dce35646af92c6fe921cc73fbb5ad651f1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
|
/*
* Copyright 2020 Daniel Friesel
*
* SPDX-License-Identifier: BSD-2-Clause
*/
#include <avr/io.h>
#include <avr/interrupt.h>
#define ON_TIMER_INTERRUPT_head ISR(TIMER0_COMPA_vect) {
#define ON_TIMER_INTERRUPT_tail }
class Timer {
private:
Timer(const Timer ©);
unsigned char prescaler;
public:
Timer() {}
inline void setup_khz(uint16_t const frequency) { // 16 MHz / 64 == 250 kHz base
OCR0A = frequency ? 250 / frequency : 1;
TCCR0A = _BV(WGM01);
prescaler = _BV(CS01) | _BV(CS00);
}
// lowest supported frequency: 62 Hz
inline void setup_hz(uint16_t const frequency) { // 16 MHz / 1024 == 15.625 kHz base
if (15625 / frequency > 255) {
OCR0A = 255;
} else {
OCR0A = 15625 / frequency;
}
TCCR0A = _BV(WGM01);
prescaler = _BV(CS02) | _BV(CS00);
}
inline void start(unsigned char const interrupt) {
TCNT0 = 0;
TCCR0B = prescaler;
if (interrupt) {
TIMSK0 = _BV(OCIE0A);
}
}
inline void stop() { TCCR0B = 0; TIMSK0 = 0; }
};
extern Timer timer;
|