blob: c07ae4e750b4f6270052f21cace1ad953ca52239 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
|
/*
* Copyright 2020 Daniel Friesel
*
* SPDX-License-Identifier: BSD-2-Clause
*/
#include <msp430.h>
#include <stdint.h>
#define ON_TIMER_INTERRUPT_head __attribute__((interrupt(TIMER0_A1_VECTOR))) __attribute__((wakeup)) void handle_timer0_overflow() { if (TA0IV == 0x0e) {
#define ON_TIMER_INTERRUPT_tail } }
#if F_CPU == 16000000UL
#define _TA0_MAIN_DIV ID__8
#elif F_CPU == 8000000UL
#define _TA0_MAIN_DIV ID__4
#elif F_CPU == 4000000UL
#define _TA0_MAIN_DIV ID__2
#elif F_CPU == 1000000UL
#define _TA0_MAIN_DIV ID__1
#else
#error Unsupported F_CPU
#endif
class Timer {
private:
Timer(const Timer ©);
public:
Timer() {}
#if F_CPU == 1000000UL
inline void setup_khz(uint16_t const frequency) {
TA0CTL = TASSEL__SMCLK | ID__1; // -> 1 MHz base
TA0EX0 = 0;
TA0CCR0 = 1000UL / frequency;
TA0CTL |= TACLR;
}
inline void setup_hz(uint16_t const frequency) { // 1 MHz base
if (frequency < 20) {
TA0CTL = TASSEL__SMCLK | ID__8; // /8
TA0EX0 = 1; // /2 -> /16 -> 62500 Hz
TA0CCR0 = 62500UL / frequency;
} else {
TA0CTL = TASSEL__SMCLK | ID__1;
TA0EX0 = 0;
TA0CCR0 = 1000000UL / frequency;
}
TA0CTL |= TACLR;
}
#else
inline void setup_khz(uint16_t const frequency) {
TA0CTL = TASSEL__SMCLK | _TA0_MAIN_DIV; // -> 2 MHz base
TA0EX0 = 0;
TA0CCR0 = 2000UL / frequency;
TA0CTL |= TACLR;
}
inline void setup_hz(uint16_t const frequency) { // 2 MHz base
TA0CTL = TASSEL__SMCLK | _TA0_MAIN_DIV;
TA0EX0 = 0;
TA0CCR0 = 2000000UL / frequency;
TA0CTL |= TACLR;
}
#endif
inline void start(unsigned char const interrupt) {
if (interrupt) {
TA0CTL |= MC__UP | TACLR | TAIE;
} else {
TA0CTL |= MC__UP | TACLR;
}
}
inline void stop() {
TA0CTL &= ~MC__UP;
}
};
extern Timer timer;
|
