summaryrefslogtreecommitdiff
path: root/include/arch/rm46l8lp/halcogen/reg_htu.h
blob: 92e830c5fff90c5b254e92c29af3c1dd38292576 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
/** @file reg_htu.h
*   @brief HTU Register Layer Header File
*   @date 11-Dec-2018
*   @version 04.07.01
*   
*   This file contains:
*   - Definitions
*   - Types
*   - Interface Prototypes
*   .
*   which are relevant for the HTU driver.
*/

/* 
* Copyright (C) 2009-2018 Texas Instruments Incorporated - www.ti.com 
* 
* 
*  Redistribution and use in source and binary forms, with or without 
*  modification, are permitted provided that the following conditions 
*  are met:
*
*    Redistributions of source code must retain the above copyright 
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the 
*    documentation and/or other materials provided with the   
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/


#ifndef __REG_HTU_H__
#define __REG_HTU_H__

#include "sys_common.h"



/* USER CODE BEGIN (0) */
/* USER CODE END */

/* htu Register Frame Definition */
/** @struct htuBase
*   @brief HTU Base Register Definition
*
*   This structure is used to access the HTU module registers.
*/
/** @typedef htuBASE_t
*   @brief HTU Register Frame Type Definition
*
*   This type is used to access the HTU Registers.
*/
typedef volatile struct htuBase
{
    uint32 GC;				/** 0x00 */ 
    uint32 CPENA;			/** 0x04 */ 
    uint32 BUSY0;			/** 0x08 */ 
    uint32 BUSY1;			/** 0x0C */ 
    uint32 BUSY2;			/** 0x10 */ 
    uint32 BUSY3;			/** 0x14 */ 
	uint32 ACPE;			/** 0x18 */ 
    uint32 rsvd1;    		/** 0x1C */ 
    uint32 RLBECTRL;		/** 0x20 */ 
    uint32 BFINTS;			/** 0x24 */ 
    uint32 BFINTC;			/** 0x28 */ 
    uint32 INTMAP;			/** 0x2C */ 
    uint32 rsvd2;  			/** 0x30 */ 
    uint32 INTOFF0;			/** 0x34 */ 
    uint32 INTOFF1;			/** 0x38 */ 
    uint32 BIM;				/** 0x3C */ 
    uint32 RLOSTFL;			/** 0x40 */ 
    uint32 BFINTFL;			/** 0x44 */ 
    uint32 BERINTFL;		/** 0x48 */ 
    uint32 MP1S;			/** 0x4C */ 
    uint32 MP1E;			/** 0x50 */ 
    uint32 DCTRL;			/** 0x54 */ 
    uint32 WPR;				/** 0x58 */ 
    uint32 WMR;				/** 0x5C */ 
    uint32 ID;				/** 0x60 */ 
    uint32 PCR;				/** 0x64 */ 
    uint32 PAR;				/** 0x68 */ 
    uint32 rsvd3; 			/** 0x6C */ 
    uint32 MPCS;			/** 0x70 */ 
    uint32 MP0S;			/** 0x74 */ 
    uint32 MP0E;			/** 0x78 */ 
} htuBASE_t;                        

typedef volatile struct
{
     struct                                     /* 0x00-0x7C */
     {
        uint32 IFADDRA;			 
        uint32 IFADDRB;			
        uint32 IHADDRCT;		
        uint32 ITCOUNT; 
     }DCP[8U];

     struct                                     /* 0x80-0xFC */
     {
       uint32 res[32U];
     } RESERVED;

     struct                                     /* 0x100-0x17C */
     {
        uint32 CFADDRA;			
        uint32 CFADDRB;			
        uint32 CFCOUNT;			
        uint32 rsvd4; 	
     }CDCP[8U];

} htuRAMBASE_t;

#define htuREG1   ((htuBASE_t *)0xFFF7A400U)
#define htuREG2   ((htuBASE_t *)0xFFF7A500U)

#define htuRAM1   ((htuRAMBASE_t *)0xFF4E0000U)
#define htuRAM2   ((htuRAMBASE_t *)0xFF4C0000U)


/* USER CODE BEGIN (1) */
/* USER CODE END */


#endif