summaryrefslogtreecommitdiff
path: root/src/arch/atmega2560/driver/dmx1.cc
blob: 172459148b5f87af1110cb346b773b4d4609efde (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
/*
 * Copyright 2022 Birte Kristina Friesel
 *
 * SPDX-License-Identifier: BSD-2-Clause
 */
#include <avr/io.h>
#include "arch.h"
#include "driver/dmx1.h"
#include "driver/gpio.h"

#undef BAUD
#define BAUD 250000UL
#include <util/setbaud.h>

void DMX1::setup()
{
	UBRR1H = UBRRH_VALUE;
	UBRR1L = UBRRL_VALUE;

#if USE_2X
	UCSR1A |= _BV(U2X1);
#else
	UCSR1A &= ~_BV(U2X1);
#endif

	UCSR1B = _BV(TXEN1);
	UCSR1C = _BV(USBS1) | _BV(UCSZ11) | _BV(UCSZ10); // MSB first, 8 data bits, 2 stop bits, no parity
}

void DMX1::write()
{
	// Disable UART for reset and mark signals
	UCSR1B &= ~_BV(TXEN1);
	gpio.output(GPIO::pd3, 0);
	arch.delay_us(88); // break / reset
	gpio.output(GPIO::pd3, 1);
	arch.delay_us(8); // mark
	UCSR1B |= _BV(TXEN1); // causes line to go high
	for (uint8_t i = 0; i < 32; i++) {
		while (!(UCSR1A & _BV(UDRE1)));
		UDR1 = frames[i];
	}
	for (uint8_t i = 0; i < 258 - num_frames; i++) {
		while (!(UCSR1A & _BV(UDRE1)));
		UDR1 = 0;
	}
	for (uint8_t i = 0; i < 255; i++) {
		while (!(UCSR1A & _BV(UDRE1)));
		UDR1 = 0;
	}
}

DMX1 dmx1;