summaryrefslogtreecommitdiff
path: root/src/arch/msp430fr5994lp/driver/spi_a1.cc
blob: 0dc32c8b469a21104c56c80c1fa4a4bb88ec0fb1 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
#include "driver/spi_a1.h"
#include <msp430.h>

signed char SPI::setup()
{
	/* UCA1CLK Pin 2.4 */
	P2SEL0 &= ~BIT4;
	P2SEL1 |= BIT4;
	P2DIR |= BIT4;

	/* UCA1SIMO Pin 2.5 */
	P2SEL0 &= ~BIT5;
	P2SEL1 |= BIT5;
	P2DIR |= BIT5;

	/* UCA1SOMI Pin 2.6 */
	P2SEL0 &= ~BIT6;
	P2SEL1 |= BIT6;
	P2DIR &= ~BIT6;
	//P2REN |= BIT6;

	UCA1CTLW0 |= UCSWRST;
	UCA1MCTLW = 0; // no modulation

	UCA1CTLW0 = UCCKPH | UCMSB | UCMST | UCSYNC | UCMODE_0 | UCSSEL__SMCLK | UCSWRST;
	UCA1BRW = 15; // /16 -> 1MHz
	UCA1CTLW0 &= ~UCSWRST;
}

signed char SPI::xmit(unsigned char tx_len, unsigned char *tx_buf,
		unsigned char rx_len, unsigned char *rx_buf)
{
	volatile char rxbuf_cache;
	if (tx_len < 1) {
		return -1;
	}

	UCA1IE &= ~(UCTXIE | UCRXIE);

	while (UCA1STATW & UCBUSY) ;

	rxbuf_cache = UCA1RXBUF;
	UCA1TXBUF = tx_buf[0];

	unsigned char tx_pos = 1;
	unsigned char rx_pos = 0;

	while (tx_pos < tx_len || rx_pos < rx_len) {
		if ((tx_pos < tx_len) && (UCA1IF & UCTXIFG)) {
			UCBA1TXBUF = tx_buf[tx_pos++];
		}
		if (UCA1IFG & UCRXIFG) {
			if (rx_pos < rx_len) {
				rx_buf[rx_pos] = UCA1RXBUF;
			} else {
				rxbuf_cache = UCA1RXBUF;
			}
		}
		rx_pos++;
	}
}