1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
|
/** @file system.c
* @brief System Driver Source File
* @date 11-Dec-2018
* @version 04.07.01
*
* This file contains:
* - API Functions
* .
* which are relevant for the System driver.
*/
/*
* Copyright (C) 2009-2018 Texas Instruments Incorporated - www.ti.com
*
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
*
* Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the
* distribution.
*
* Neither the name of Texas Instruments Incorporated nor the names of
* its contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
/* USER CODE BEGIN (0) */
/* USER CODE END */
/* Include Files */
#include "system.h"
#include "sys_selftest.h"
#include "sys_pcr.h"
#include "pinmux.h"
/* USER CODE BEGIN (1) */
/* USER CODE END */
/** @fn void systemInit(void)
* @brief Initializes System Driver
*
* This function initializes the System driver.
*
*/
/* USER CODE BEGIN (2) */
/* USER CODE END */
/* SourceId : SYSTEM_SourceId_001 */
/* DesignId : SYSTEM_DesignId_001 */
/* Requirements : HL_SR451 */
void setupPLL(void)
{
/* USER CODE BEGIN (3) */
/* USER CODE END */
/* Disable PLL1 and PLL2 */
systemREG1->CSDISSET = 0x00000002U | 0x00000040U;
/*SAFETYMCUSW 28 D MR:NA <APPROVED> "Hardware status bit read check" */
while((systemREG1->CSDIS & 0x42U) != 0x42U)
{
/* Wait */
}
/* Clear Global Status Register */
systemREG1->GBLSTAT = 0x301U;
/** - Configure PLL control registers */
/** @b Initialize @b Pll1: */
/** - Setup pll control register 1:
* - Setup reset on oscillator slip
* - Setup bypass on pll slip
* - setup Pll output clock divider to max before Lock (0x1f + 1 == 32)
* - Setup reset on oscillator fail
* - Setup reference clock divider (5 + 1 == 6)
* - Setup Pll multiplier (0x77 + 1 == 120)
*/
systemREG1->PLLCTL1 = (uint32)0x00000000U
| (uint32)0x20000000U
| (uint32)((uint32)0x1FU << 24U)
| (uint32)0x00000000U
| (uint32)((uint32)(6U - 1U)<< 16U)
| (uint32)(0x7700U);
/** - Setup pll control register 2
* - Setup spreading rate
* - Setup bandwidth adjustment
* - Setup internal Pll output divider (1+1 == 2)
* - Setup spreading amount
*/
systemREG1->PLLCTL2 = (uint32)((uint32)255U << 22U)
| (uint32)((uint32)7U << 12U)
| (uint32)((uint32)(2U - 1U) << 9U)
| (uint32)61U;
/** @b Initialize @b Pll2: */
/** - Setup pll2 control register :
* - setup Pll output clock divider to max before Lock
* - Setup reference clock divider
* - Setup internal Pll output divider
* - Setup Pll multiplier
*/
systemREG2->PLLCTL3 = (uint32)((uint32)(2U - 1U) << 29U)
| (uint32)((uint32)0x1FU << 24U)
| (uint32)((uint32)(6U - 1U)<< 16U)
| (uint32)(0x7700U);
/** - Enable PLL(s) to start up or Lock */
systemREG1->CSDIS = 0x00000000U
| 0x00000000U
| 0x00000008U
| 0x00000080U
| 0x00000000U
| 0x00000000U
| 0x00000000U;
// PLL1 output at this point == (oscin / 6) * 120 / (2 * 32) == oscin * 0.3125
}
/** @fn void trimLPO(void)
* @brief Initialize LPO trim values
*
* Load TRIM values from OTP if present else call customTrimLPO() function
*
*/
/* SourceId : SYSTEM_SourceId_002 */
/* DesignId : SYSTEM_DesignId_002 */
/* Requirements : HL_SR468 */
void trimLPO(void)
{
uint32 u32clocktestConfig;
/* Save user clocktest register configuration */
u32clocktestConfig = systemREG1->CLKTEST;
/* USER CODE BEGIN (4) */
/* USER CODE END */
/*The TRM states OTP TRIM value should be stepped to avoid large changes in the HF LPO clock that would result in a LPOCLKMON fault. At issue is the TRM does not specify what the maximum step is so there is no metric to use for the SW implementation - the routine can temporarily disable the LPOCLKMON range check so the sudden change will not cause a fault.*/
/* Disable clock range detection*/
systemREG1->CLKTEST = (systemREG1->CLKTEST
| (uint32)((uint32)0x1U << 24U))
& (uint32)(~((uint32)0x1U << 25U));
/*SAFETYMCUSW 139 S MR:13.7 <APPROVED> "Hardware status bit read check" */
if(LPO_TRIM_VALUE != 0xFFFFU)
{
systemREG1->LPOMONCTL = (uint32)((uint32)1U << 24U)
| (uint32)((uint32)LPO_TRIM_VALUE);
}
else
{
customTrimLPO();
}
/* Restore the user clocktest register value configuration */
systemREG1->CLKTEST = u32clocktestConfig;
/* USER CODE BEGIN (5) */
/* USER CODE END */
}
/* SourceId : SYSTEM_SourceId_003 */
/* DesignId : SYSTEM_DesignId_003 */
/* Requirements : HL_SR457 */
void setupFlash(void)
{
/* USER CODE BEGIN (6) */
/* USER CODE END */
/** - Setup flash read mode, address wait states and data wait states */
flashWREG->FRDCNTL = 0x00000000U
| (uint32)((uint32)3U << 8U)
| (uint32)((uint32)1U << 4U)
| 1U;
/** - Setup flash access wait states for bank 7 */
FSM_WR_ENA_HL = 0x5U;
EEPROM_CONFIG_HL = 0x00000002U
| (uint32)((uint32)3U << 16U) ;
/* USER CODE BEGIN (7) */
/* USER CODE END */
/** - Disable write access to flash state machine registers */
FSM_WR_ENA_HL = 0xAU;
/** - Setup flash bank power modes */
flashWREG->FBFALLBACK = 0x00000000U
| (uint32)((uint32)SYS_ACTIVE << 14U) /* BANK 7 */
| (uint32)((uint32)SYS_ACTIVE << 2U) /* BANK 1 */
| (uint32)((uint32)SYS_ACTIVE << 0U); /* BANK 0 */
/* USER CODE BEGIN (8) */
/* USER CODE END */
}
/* SourceId : SYSTEM_SourceId_004 */
/* DesignId : SYSTEM_DesignId_004 */
/* Requirements : HL_SR470 */
void periphInit(void)
{
/* USER CODE BEGIN (9) */
/* USER CODE END */
/** - Disable Peripherals before peripheral powerup*/
systemREG1->CLKCNTL &= 0xFFFFFEFFU;
/** - Release peripherals from reset and enable clocks to all peripherals */
/** - Power-up all peripherals */
pcrREG->PSPWRDWNCLR0 = 0xFFFFFFFFU;
pcrREG->PSPWRDWNCLR1 = 0xFFFFFFFFU;
pcrREG->PSPWRDWNCLR2 = 0xFFFFFFFFU;
pcrREG->PSPWRDWNCLR3 = 0xFFFFFFFFU;
/** - Enable Peripherals */
systemREG1->CLKCNTL |= 0x00000100U;
/* USER CODE BEGIN (10) */
/* USER CODE END */
}
/* SourceId : SYSTEM_SourceId_005 */
/* DesignId : SYSTEM_DesignId_005 */
/* Requirements : HL_SR469 */
void mapClocks(void)
{
uint32 SYS_CSVSTAT, SYS_CSDIS;
/* USER CODE BEGIN (11) */
/* USER CODE END */
/** @b Initialize @b Clock @b Tree: */
/** - Disable / Enable clock domain */
systemREG1->CDDIS = (uint32)((uint32)0U << 4U ) /* AVCLK1 , 1 - OFF, 0 - ON */
| (uint32)((uint32)0U << 5U ) /* AVCLK2 , 1 - OFF, 0 - ON */
| (uint32)((uint32)0U << 8U ) /* VCLK3 , 1 - OFF, 0 - ON */
| (uint32)((uint32)0U << 9U ) /* VCLK4 , 1 - OFF, 0 - ON */
| (uint32)((uint32)1U << 10U) /* AVCLK3 , 1 - OFF, 0 - ON */
| (uint32)((uint32)0U << 11U); /* AVCLK4 , 1 - OFF, 0 - ON */
/* Work Around for Errata SYS#46:
*
* Errata Description:
* Clock Source Switching Not Qualified with Clock Source Enable And Clock Source Valid
* Workaround:
* Always check the CSDIS register to make sure the clock source is turned on and check
* the CSVSTAT register to make sure the clock source is valid. Then write to GHVSRC to switch the clock.
*/
/** - Wait for until clocks are locked */
SYS_CSVSTAT = systemREG1->CSVSTAT;
SYS_CSDIS = systemREG1->CSDIS;
while ((SYS_CSVSTAT & ((SYS_CSDIS ^ 0xFFU) & 0xFFU)) != ((SYS_CSDIS ^ 0xFFU) & 0xFFU))
{
SYS_CSVSTAT = systemREG1->CSVSTAT;
SYS_CSDIS = systemREG1->CSDIS;
} /* Wait */
/* USER CODE BEGIN (12) */
/* USER CODE END */
/** - Map device clock domains to desired sources and configure top-level dividers */
/** - All clock domains are working off the default clock sources until now */
/** - The below assignments can be easily modified using the HALCoGen GUI */
/** - Setup GCLK, HCLK and VCLK clock source for normal operation, power down mode and after wakeup */
systemREG1->GHVSRC = (uint32)((uint32)SYS_OSC << 24U)
| (uint32)((uint32)SYS_OSC << 16U)
| (uint32)((uint32)SYS_PLL1 << 0U);
/** - Setup RTICLK1 and RTICLK2 clocks */
systemREG1->RCLKSRC = (uint32)((uint32)1U << 24U)
| (uint32)((uint32)SYS_VCLK << 16U)
| (uint32)((uint32)1U << 8U)
| (uint32)((uint32)SYS_VCLK << 0U);
/** - Setup asynchronous peripheral clock sources for AVCLK1 and AVCLK2 */
systemREG1->VCLKASRC = (uint32)((uint32)SYS_VCLK << 8U)
| (uint32)((uint32)SYS_VCLK << 0U);
/** - Setup synchronous peripheral clock dividers for VCLK1, VCLK2, VCLK3 */
systemREG1->CLKCNTL = (systemREG1->CLKCNTL & 0xF0FFFFFFU)
| (uint32)((uint32)1U << 24U);
systemREG1->CLKCNTL = (systemREG1->CLKCNTL & 0xFFF0FFFFU)
| (uint32)((uint32)1U << 16U);
systemREG2->CLK2CNTL = (systemREG2->CLK2CNTL & 0xFFFFF0F0U)
| (uint32)((uint32)1U << 8U)
| (uint32)((uint32)1U << 0U);
systemREG2->VCLKACON1 = (uint32)((uint32)(1U - 1U) << 24U)
| (uint32)((uint32)0U << 20U)
| (uint32)((uint32)SYS_VCLK << 16U)
| (uint32)((uint32)(1U - 1U) << 8U)
| (uint32)((uint32)0U << 4U)
| (uint32)((uint32)SYS_VCLK << 0U);
/* USER CODE BEGIN (13) */
/* USER CODE END */
/* Now the PLLs are locked and the PLL outputs can be sped up */
/* The R-divider was programmed to be 0xF. Now this divider is changed to programmed value */
systemREG1->PLLCTL1 = (systemREG1->PLLCTL1 & 0xE0FFFFFFU) | (uint32)((uint32)(1U - 1U) << 24U);
// R = 1 => PLL1 output == (oscin / 6) * 120 / (2 * 1) == oscin * 10
/*SAFETYMCUSW 134 S MR:12.2 <APPROVED> "LDRA Tool issue" */
systemREG2->PLLCTL3 = (systemREG2->PLLCTL3 & 0xE0FFFFFFU) | (uint32)((uint32)(1U - 1U) << 24U);
/* Enable/Disable Frequency modulation */
systemREG1->PLLCTL2 |= 0x00000000U;
/* USER CODE BEGIN (14) */
/* USER CODE END */
}
/* SourceId : SYSTEM_SourceId_006 */
/* DesignId : SYSTEM_DesignId_006 */
/* Requirements : HL_SR471 */
void systemInit(void)
{
/* USER CODE BEGIN (15) */
/* USER CODE END */
/* Configure PLL control registers and enable PLLs.
* The PLL takes (127 + 1024 * NR) oscillator cycles to acquire lock.
* This initialization sequence performs all the tasks that are not
* required to be done at full application speed while the PLL locks.
*/
setupPLL();
/* USER CODE BEGIN (17) */
/* USER CODE END */
/* Enable clocks to peripherals and release peripheral reset */
periphInit();
/* USER CODE BEGIN (18) */
/* USER CODE END */
/* Configure device-level multiplexing and I/O multiplexing */
muxInit();
/* USER CODE BEGIN (20) */
/* USER CODE END */
/** - Set up flash address and data wait states based on the target CPU clock frequency
* The number of address and data wait states for the target CPU clock frequency are specified
* in the specific part's datasheet.
*/
setupFlash();
/* USER CODE BEGIN (21) */
/* USER CODE END */
/** - Configure the LPO such that HF LPO is as close to 10MHz as possible */
trimLPO();
/* USER CODE BEGIN (23) */
/* USER CODE END */
/** - Wait for PLLs to start up and map clock domains to desired clock sources */
mapClocks();
/* USER CODE BEGIN (24) */
/* USER CODE END */
/** - set ECLK pins functional mode */
systemREG1->SYSPC1 = 0U;
/** - set ECLK pins default output value */
systemREG1->SYSPC4 = 0U;
/** - set ECLK pins output direction */
systemREG1->SYSPC2 = 1U;
/** - set ECLK pins open drain enable */
systemREG1->SYSPC7 = 0U;
/** - set ECLK pins pullup/pulldown enable */
systemREG1->SYSPC8 = 0U;
/** - set ECLK pins pullup/pulldown select */
systemREG1->SYSPC9 = 1U;
/** - Setup ECLK */
systemREG1->ECPCNTL = (uint32)((uint32)0U << 24U)
| (uint32)((uint32)0U << 23U)
| (uint32)((uint32)(8U - 1U) & 0xFFFFU);
/* USER CODE BEGIN (25) */
/* USER CODE END */
}
/* SourceId : SYSTEM_SourceId_007 */
/* DesignId : SYSTEM_DesignId_007 */
/* Requirements : HL_SR493 */
void systemPowerDown(uint32 mode)
{
/* USER CODE BEGIN (26) */
/* USER CODE END */
/* Disable clock sources */
systemREG1->CSDISSET = mode & 0x000000FFU;
/* Disable clock domains */
systemREG1->CDDIS = (mode >> 8U) & 0x00000FFFU;
/* Idle CPU */
_gotoCPUIdle_();
/* USER CODE BEGIN (27) */
/* USER CODE END */
}
/* USER CODE BEGIN (28) */
/* USER CODE END */
/** @fn void systemGetConfigValue(system_config_reg_t *config_reg, config_value_type_t type)
* @brief Get the initial or current values of the configuration registers
*
* @param[in] *config_reg: pointer to the struct to which the initial or current value of the configuration registers need to be stored
* @param[in] type: whether initial or current value of the configuration registers need to be stored
* - InitialValue: initial value of the configuration registers will be stored in the struct pointed by config_reg
* - CurrentValue: initial value of the configuration registers will be stored in the struct pointed by config_reg
*
* This function will copy the initial or current value (depending on the parameter 'type') of the configuration registers to the struct pointed by config_reg
*
*/
/* SourceId : SYSTEM_SourceId_008 */
/* DesignId : SYSTEM_DesignId_008 */
/* Requirements : HL_SR506 */
void systemGetConfigValue(system_config_reg_t *config_reg, config_value_type_t type)
{
if (type == InitialValue)
{
config_reg->CONFIG_SYSPC1 = SYS_SYSPC1_CONFIGVALUE;
config_reg->CONFIG_SYSPC2 = SYS_SYSPC2_CONFIGVALUE;
config_reg->CONFIG_SYSPC7 = SYS_SYSPC7_CONFIGVALUE;
config_reg->CONFIG_SYSPC8 = SYS_SYSPC8_CONFIGVALUE;
config_reg->CONFIG_SYSPC9 = SYS_SYSPC9_CONFIGVALUE;
config_reg->CONFIG_CSDIS = SYS_CSDIS_CONFIGVALUE;
config_reg->CONFIG_CDDIS = SYS_CDDIS_CONFIGVALUE;
config_reg->CONFIG_GHVSRC = SYS_GHVSRC_CONFIGVALUE;
config_reg->CONFIG_VCLKASRC = SYS_VCLKASRC_CONFIGVALUE;
config_reg->CONFIG_RCLKSRC = SYS_RCLKSRC_CONFIGVALUE;
config_reg->CONFIG_MSTGCR = SYS_MSTGCR_CONFIGVALUE;
config_reg->CONFIG_MINITGCR = SYS_MINITGCR_CONFIGVALUE;
config_reg->CONFIG_MSINENA = SYS_MSINENA_CONFIGVALUE;
config_reg->CONFIG_PLLCTL1 = SYS_PLLCTL1_CONFIGVALUE_2;
config_reg->CONFIG_PLLCTL2 = SYS_PLLCTL2_CONFIGVALUE;
config_reg->CONFIG_UERFLAG = SYS_UERFLAG_CONFIGVALUE;
/*SAFETYMCUSW 139 S MR:13.7 <APPROVED> "Hardware status bit read check" */
if(LPO_TRIM_VALUE != 0xFFFFU)
{
config_reg->CONFIG_LPOMONCTL = SYS_LPOMONCTL_CONFIGVALUE_1;
}
else
{
config_reg->CONFIG_LPOMONCTL = SYS_LPOMONCTL_CONFIGVALUE_2;
}
config_reg->CONFIG_CLKTEST = SYS_CLKTEST_CONFIGVALUE;
config_reg->CONFIG_DFTCTRLREG1 = SYS_DFTCTRLREG1_CONFIGVALUE;
config_reg->CONFIG_DFTCTRLREG2 = SYS_DFTCTRLREG2_CONFIGVALUE;
config_reg->CONFIG_GPREG1 = SYS_GPREG1_CONFIGVALUE;
config_reg->CONFIG_RAMGCR = SYS_RAMGCR_CONFIGVALUE;
config_reg->CONFIG_BMMCR1 = SYS_BMMCR1_CONFIGVALUE;
config_reg->CONFIG_MMUGCR = SYS_MMUGCR_CONFIGVALUE;
config_reg->CONFIG_CLKCNTL = SYS_CLKCNTL_CONFIGVALUE;
config_reg->CONFIG_ECPCNTL = SYS_ECPCNTL_CONFIGVALUE;
config_reg->CONFIG_DEVCR1 = SYS_DEVCR1_CONFIGVALUE;
config_reg->CONFIG_SYSECR = SYS_SYSECR_CONFIGVALUE;
config_reg->CONFIG_PLLCTL3 = SYS2_PLLCTL3_CONFIGVALUE_2;
config_reg->CONFIG_STCCLKDIV = SYS2_STCCLKDIV_CONFIGVALUE;
config_reg->CONFIG_CLK2CNTL = SYS2_CLK2CNTL_CONFIGVALUE;
config_reg->CONFIG_VCLKACON1 = SYS2_VCLKACON1_CONFIGVALUE;
config_reg->CONFIG_CLKSLIP = SYS2_CLKSLIP_CONFIGVALUE;
config_reg->CONFIG_EFC_CTLEN = SYS2_EFC_CTLEN_CONFIGVALUE;
}
else
{
/*SAFETYMCUSW 134 S MR:12.2 <APPROVED> "LDRA Tool issue" */
config_reg->CONFIG_SYSPC1 = systemREG1->SYSPC1;
config_reg->CONFIG_SYSPC2 = systemREG1->SYSPC2;
config_reg->CONFIG_SYSPC7 = systemREG1->SYSPC7;
config_reg->CONFIG_SYSPC8 = systemREG1->SYSPC8;
config_reg->CONFIG_SYSPC9 = systemREG1->SYSPC9;
config_reg->CONFIG_CSDIS = systemREG1->CSDIS;
config_reg->CONFIG_CDDIS = systemREG1->CDDIS;
config_reg->CONFIG_GHVSRC = systemREG1->GHVSRC;
config_reg->CONFIG_VCLKASRC = systemREG1->VCLKASRC;
config_reg->CONFIG_RCLKSRC = systemREG1->RCLKSRC;
config_reg->CONFIG_MSTGCR = systemREG1->MSTGCR;
config_reg->CONFIG_MINITGCR = systemREG1->MINITGCR;
config_reg->CONFIG_MSINENA = systemREG1->MSINENA;
config_reg->CONFIG_PLLCTL1 = systemREG1->PLLCTL1;
config_reg->CONFIG_PLLCTL2 = systemREG1->PLLCTL2;
config_reg->CONFIG_UERFLAG = systemREG1->SYSPC10;
config_reg->CONFIG_LPOMONCTL = systemREG1->LPOMONCTL;
config_reg->CONFIG_CLKTEST = systemREG1->CLKTEST;
config_reg->CONFIG_DFTCTRLREG1 = systemREG1->DFTCTRLREG1;
config_reg->CONFIG_DFTCTRLREG2 = systemREG1->DFTCTRLREG2;
config_reg->CONFIG_GPREG1 = systemREG1->GPREG1;
config_reg->CONFIG_RAMGCR = systemREG1->RAMGCR;
config_reg->CONFIG_BMMCR1 = systemREG1->BMMCR1;
config_reg->CONFIG_MMUGCR = systemREG1->CPURSTCR;
config_reg->CONFIG_CLKCNTL = systemREG1->CLKCNTL;
config_reg->CONFIG_ECPCNTL = systemREG1->ECPCNTL;
config_reg->CONFIG_DEVCR1 = systemREG1->DEVCR1;
config_reg->CONFIG_SYSECR = systemREG1->SYSECR;
/*SAFETYMCUSW 134 S MR:12.2 <APPROVED> "LDRA Tool issue" */
config_reg->CONFIG_PLLCTL3 = systemREG2->PLLCTL3;
config_reg->CONFIG_STCCLKDIV = systemREG2->STCCLKDIV;
config_reg->CONFIG_CLK2CNTL = systemREG2->CLK2CNTL;
config_reg->CONFIG_VCLKACON1 = systemREG2->VCLKACON1;
config_reg->CONFIG_CLKSLIP = systemREG2->CLKSLIP;
config_reg->CONFIG_EFC_CTLEN = systemREG2->EFC_CTLEN;
}
}
/** @fn void tcmflashGetConfigValue(tcmflash_config_reg_t *config_reg, config_value_type_t type)
* @brief Get the initial or current values of the configuration registers
*
* @param[in] *config_reg: pointer to the struct to which the initial or current value of the configuration registers need to be stored
* @param[in] type: whether initial or current value of the configuration registers need to be stored
* - InitialValue: initial value of the configuration registers will be stored in the struct pointed by config_reg
* - CurrentValue: initial value of the configuration registers will be stored in the struct pointed by config_reg
*
* This function will copy the initial or current value (depending on the parameter 'type') of the configuration registers to the struct pointed by config_reg
*
*/
/* SourceId : SYSTEM_SourceId_009 */
/* DesignId : SYSTEM_DesignId_009 */
/* Requirements : HL_SR506 */
void tcmflashGetConfigValue(tcmflash_config_reg_t *config_reg, config_value_type_t type)
{
if (type == InitialValue)
{
config_reg->CONFIG_FRDCNTL = TCMFLASH_FRDCNTL_CONFIGVALUE;
config_reg->CONFIG_FEDACCTRL1 = TCMFLASH_FEDACCTRL1_CONFIGVALUE;
config_reg->CONFIG_FEDACCTRL2 = TCMFLASH_FEDACCTRL2_CONFIGVALUE;
config_reg->CONFIG_FEDACSDIS = TCMFLASH_FEDACSDIS_CONFIGVALUE;
config_reg->CONFIG_FBPROT = TCMFLASH_FBPROT_CONFIGVALUE;
config_reg->CONFIG_FBSE = TCMFLASH_FBSE_CONFIGVALUE;
config_reg->CONFIG_FBAC = TCMFLASH_FBAC_CONFIGVALUE;
config_reg->CONFIG_FBFALLBACK = TCMFLASH_FBFALLBACK_CONFIGVALUE;
config_reg->CONFIG_FPAC1 = TCMFLASH_FPAC1_CONFIGVALUE;
config_reg->CONFIG_FPAC2 = TCMFLASH_FPAC2_CONFIGVALUE;
config_reg->CONFIG_FMAC = TCMFLASH_FMAC_CONFIGVALUE;
config_reg->CONFIG_FLOCK = TCMFLASH_FLOCK_CONFIGVALUE;
config_reg->CONFIG_FDIAGCTRL = TCMFLASH_FDIAGCTRL_CONFIGVALUE;
config_reg->CONFIG_FEDACSDIS2 = TCMFLASH_FEDACSDIS2_CONFIGVALUE;
}
else
{
/*SAFETYMCUSW 134 S MR:12.2 <APPROVED> "LDRA Tool issue" */
config_reg->CONFIG_FRDCNTL = flashWREG->FRDCNTL;
config_reg->CONFIG_FEDACCTRL1 = flashWREG->FEDACCTRL1;
config_reg->CONFIG_FEDACCTRL2 = flashWREG->FEDACCTRL2;
config_reg->CONFIG_FEDACSDIS = flashWREG->FEDACSDIS;
config_reg->CONFIG_FBPROT = flashWREG->FBPROT;
config_reg->CONFIG_FBSE = flashWREG->FBSE;
config_reg->CONFIG_FBAC = flashWREG->FBAC;
config_reg->CONFIG_FBFALLBACK = flashWREG->FBFALLBACK;
config_reg->CONFIG_FPAC1 = flashWREG->FPAC1;
config_reg->CONFIG_FPAC2 = flashWREG->FPAC2;
config_reg->CONFIG_FMAC = flashWREG->FMAC;
config_reg->CONFIG_FLOCK = flashWREG->FLOCK;
config_reg->CONFIG_FDIAGCTRL = flashWREG->FDIAGCTRL;
config_reg->CONFIG_FEDACSDIS2 = flashWREG->FEDACSDIS2;
}
}
/** @fn void sramGetConfigValue(sram_config_reg_t *config_reg, config_value_type_t type)
* @brief Get the initial or current values of the configuration registers
*
* @param[in] *config_reg: pointer to the struct to which the initial or current value of the configuration registers need to be stored
* @param[in] type: whether initial or current value of the configuration registers need to be stored
* - InitialValue: initial value of the configuration registers will be stored in the struct pointed by config_reg
* - CurrentValue: initial value of the configuration registers will be stored in the struct pointed by config_reg
*
* This function will copy the initial or current value (depending on the parameter 'type') of the configuration registers to the struct pointed by config_reg
*
*/
/* SourceId : SYSTEM_SourceId_010 */
/* DesignId : SYSTEM_DesignId_010 */
/* Requirements : HL_SR506 */
void sramGetConfigValue(sram_config_reg_t *config_reg, config_value_type_t type)
{
if (type == InitialValue)
{
config_reg->CONFIG_RAMCTRL[0U] = SRAM_RAMCTRL_CONFIGVALUE;
config_reg->CONFIG_RAMTHRESHOLD[0U] = SRAM_RAMTHRESHOLD_CONFIGVALUE;
config_reg->CONFIG_RAMINTCTRL[0U] = SRAM_RAMINTCTRL_CONFIGVALUE;
config_reg->CONFIG_RAMTEST[0U] = SRAM_RAMTEST_CONFIGVALUE;
config_reg->CONFIG_RAMADDRDECVECT[0U] = SRAM_RAMADDRDECVECT_CONFIGVALUE;
config_reg->CONFIG_RAMCTRL[1U] = SRAM_RAMCTRL_CONFIGVALUE;
config_reg->CONFIG_RAMTHRESHOLD[1U] = SRAM_RAMTHRESHOLD_CONFIGVALUE;
config_reg->CONFIG_RAMINTCTRL[1U] = SRAM_RAMINTCTRL_CONFIGVALUE;
config_reg->CONFIG_RAMTEST[1U] = SRAM_RAMTEST_CONFIGVALUE;
config_reg->CONFIG_RAMADDRDECVECT[1U] = SRAM_RAMADDRDECVECT_CONFIGVALUE;
}
else
{
/*SAFETYMCUSW 134 S MR:12.2 <APPROVED> "LDRA Tool issue" */
config_reg->CONFIG_RAMCTRL[0U] = tcram1REG->RAMCTRL;
config_reg->CONFIG_RAMTHRESHOLD[0U] = tcram1REG->RAMTHRESHOLD;
config_reg->CONFIG_RAMINTCTRL[0U] = tcram1REG->RAMINTCTRL;
config_reg->CONFIG_RAMTEST[0U] = tcram1REG->RAMTEST;
config_reg->CONFIG_RAMADDRDECVECT[0U] = tcram1REG->RAMADDRDECVECT;
/*SAFETYMCUSW 134 S MR:12.2 <APPROVED> "LDRA Tool issue" */
config_reg->CONFIG_RAMCTRL[1U] = tcram2REG->RAMCTRL;
config_reg->CONFIG_RAMTHRESHOLD[1U] = tcram2REG->RAMTHRESHOLD;
config_reg->CONFIG_RAMINTCTRL[1U] = tcram2REG->RAMINTCTRL;
config_reg->CONFIG_RAMTEST[1U] = tcram2REG->RAMTEST;
config_reg->CONFIG_RAMADDRDECVECT[1U] = tcram2REG->RAMADDRDECVECT;
}
}
/** @fn customTrimLPO(void)
* @brief custom function to initilize LPO trim values
*
* This function initializes default LPO trim values if OTP value is 0XFFFF,
* user can also write their own code to handle this case .
*
*/
void customTrimLPO(void)
{
/* User can write logic to handle the case where LPO trim is set to 0xFFFFu */
/* USER CODE BEGIN (29) */
/* USER CODE END */
/* Load default trimLPO value */
systemREG1->LPOMONCTL = (uint32)((uint32)1U << 24U)
| (uint32)((uint32)16U << 8U)
| (uint32)((uint32)16U);
/* USER CODE BEGIN (30) */
/* USER CODE END */
}
|