1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
|
/*
* Copyright 2020 Birte Kristina Friesel
*
* SPDX-License-Identifier: BSD-2-Clause
*/
#include <libopencm3/cm3/nvic.h>
#include <libopencm3/stm32/rcc.h>
#include <libopencm3/stm32/gpio.h>
#include <libopencm3/stm32/timer.h>
#include "arch.h"
#ifdef __acweaving
#define __delay_cycles(x)
#endif
void Arch::setup(void)
{
// NUCLEO-F443RE uses 8MHz STLINK clock (MCO from STLINK MCU) as input
// (it is connected to OSC_IN -> HSE OSC)
#if F_CPU == 180000000UL
rcc_clock_setup_pll(&rcc_hse_8mhz_3v3[RCC_CLOCK_3V3_180MHZ]);
#elif F_CPU == 168000000UL
rcc_clock_setup_pll(&rcc_hse_8mhz_3v3[RCC_CLOCK_3V3_168MHZ]);
#elif F_CPU == 84000000UL
rcc_clock_setup_pll(&rcc_hse_8mhz_3v3[RCC_CLOCK_3V3_84MHZ]);
#else
#error Unsupported F_CPU
#endif
// counter
rcc_periph_clock_enable(RCC_TIM2);
nvic_enable_irq(NVIC_TIM2_IRQ);
rcc_periph_reset_pulse(RST_TIM2);
timer_set_mode(TIM2, TIM_CR1_CKD_CK_INT,
TIM_CR1_CMS_EDGE, TIM_CR1_DIR_UP);
timer_set_prescaler(TIM2, 0);
timer_disable_preload(TIM2);
timer_continuous_mode(TIM2);
timer_set_period(TIM2, 4294967295);
timer_enable_irq(TIM2, TIM_DIER_UIE);
#ifdef CONFIG_loop
rcc_periph_clock_enable(RCC_TIM3);
nvic_enable_irq(NVIC_TIM3_IRQ);
rcc_periph_reset_pulse(RST_TIM3);
timer_set_mode(TIM3, TIM_CR1_CKD_CK_INT,
TIM_CR1_CMS_EDGE, TIM_CR1_DIR_UP);
// 10 kHz timer frequency
timer_set_prescaler(TIM3, ((rcc_apb1_frequency * 2) / 10000));
timer_continuous_mode(TIM3); // ?
timer_set_period(TIM3, 10000);
timer_enable_counter(TIM3);
timer_enable_irq(TIM3, TIM_DIER_UIE);
#endif
}
#ifdef CONFIG_wakeup
extern void wakeup();
#endif
#if defined(CONFIG_loop)
extern void loop();
volatile char run_loop = 0;
#endif
// for 168 MHz
void Arch::delay_us(unsigned int const us)
{
volatile int x = us * 37;
while (x--) {
__asm("nop");
}
}
void Arch::delay_ms(unsigned int const ms)
{
for (unsigned int i = 0; i < ms; i++) {
volatile int x = 37325; // delays approx. x*4 cycles
while (x--) {
__asm("nop");
}
}
}
void Arch::idle_loop(void)
{
while (1) {
pwr_set_standby_mode();
__asm__("wfi");
#ifdef CONFIG_loop
if (run_loop) {
loop();
run_loop = 0;
}
#endif
}
}
void Arch::idle(void)
{
#ifdef CONFIG_wakeup
wakeup();
#endif
}
Arch arch;
#if defined(CONFIG_loop) || defined(TIMER_S)
#include "driver/uptime.h"
void tim3_isr(void)
{
if (timer_get_flag(TIM3, TIM_SR_UIF)) {
timer_clear_flag(TIM3, TIM_SR_UIF);
#ifdef CONFIG_loop
run_loop = 1;
#endif
#ifdef TIMER_S
uptime.tick_s();
#endif
}
}
#endif
|
