1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
|
#ifndef _DPU_UTILS_H_
#define _DPU_UTILS_H_
#include <mram.h>
#define PRINT_ERROR(fmt, ...) printf("\033[0;31mERROR:\033[0m "fmt"\n", ##__VA_ARGS__)
static uint64_t load8B(uint32_t ptr_m, uint32_t idx, uint64_t *cache_w)
{
mram_read((__mram_ptr void const *)(ptr_m + idx * sizeof(uint64_t)),
cache_w, 8);
return cache_w[0];
}
static void store8B(uint64_t val, uint32_t ptr_m, uint32_t idx,
uint64_t *cache_w)
{
cache_w[0] = val;
mram_write(cache_w, (__mram_ptr void *)(ptr_m + idx * sizeof(uint64_t)),
8);
}
static uint32_t load4B(uint32_t ptr_m, uint32_t idx, uint64_t *cache_w)
{
// Load 8B
uint32_t ptr_idx_m = ptr_m + idx * sizeof(uint32_t);
uint32_t offset = ((uint32_t) ptr_idx_m) % 8;
uint32_t ptr_block_m = ptr_idx_m - offset;
mram_read((__mram_ptr void const *)ptr_block_m, cache_w, 8);
// Extract 4B
uint32_t *cache_32_w = (uint32_t *) cache_w;
return cache_32_w[offset / 4];
}
static void store4B(uint32_t val, uint32_t ptr_m, uint32_t idx,
uint64_t *cache_w)
{
// Load 8B
uint32_t ptr_idx_m = ptr_m + idx * sizeof(uint32_t);
uint32_t offset = ((uint32_t) ptr_idx_m) % 8;
uint32_t ptr_block_m = ptr_idx_m - offset;
mram_read((__mram_ptr void const *)ptr_block_m, cache_w, 8);
// Modify 4B
uint32_t *cache_32_w = (uint32_t *) cache_w;
cache_32_w[offset / 4] = val;
// Write back 8B
mram_write(cache_w, (__mram_ptr void *)ptr_block_m, 8);
}
#endif
|
