blob: de9cca82806ddd46cca8fe8ef3d30546ad3142f5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
|
/*
* MRAM-WRAM R/W Latency with multiple tasklets
*
*/
#include <stdint.h>
#include <stdio.h>
#include <defs.h>
#include <mram.h>
#include <alloc.h>
#include <barrier.h>
#include "../support/common.h"
#include "../support/cyclecount.h"
__host dpu_arguments_t DPU_INPUT_ARGUMENTS;
__host dpu_results_t DPU_RESULTS[NR_TASKLETS];
// Barrier
BARRIER_INIT(my_barrier, NR_TASKLETS);
extern int main_kernel1(void);
int (*kernels[nr_kernels])(void) = {main_kernel1};
int main(void) {
// Kernel
return kernels[DPU_INPUT_ARGUMENTS.kernel]();
}
// main_kernel1
int main_kernel1() {
unsigned int tasklet_id = me();
#if PRINT
printf("tasklet_id = %u\n", tasklet_id);
#endif
if (tasklet_id == 0){ // Initialize once the cycle counter
mem_reset(); // Reset the heap
perfcounter_config(COUNT_CYCLES, true);
}
perfcounter_cycles cycles;
// Barrier
barrier_wait(&my_barrier);
uint32_t input_size_dpu = DPU_INPUT_ARGUMENTS.size / sizeof(T);
dpu_results_t *result = &DPU_RESULTS[tasklet_id];
result->count = 0;
result->r_cycles = 0;
result->w_cycles = 0;
// Address of the current processing block in MRAM
uint32_t mram_base_addr_A = (uint32_t)(DPU_MRAM_HEAP_POINTER + (tasklet_id << BLOCK_SIZE_LOG2));
uint32_t mram_base_addr_B = (uint32_t)(DPU_MRAM_HEAP_POINTER + (tasklet_id << BLOCK_SIZE_LOG2) + input_size_dpu * sizeof(T));
// Initialize a local cache to store the MRAM block
T *cache_A = (T *) mem_alloc(BLOCK_SIZE);
for(unsigned int byte_index = 0; byte_index < input_size_dpu * sizeof(T); byte_index += BLOCK_SIZE * NR_TASKLETS){
__mram_ptr void const* address_A = (__mram_ptr void const*)(mram_base_addr_A + byte_index);
__mram_ptr void* address_B = (__mram_ptr void*)(mram_base_addr_B + byte_index);
// Barrier
timer_start(&cycles); // START TIMER
// Load cache with current MRAM block
mram_read(address_A, cache_A, BLOCK_SIZE);
// Barrier
result->r_cycles += timer_stop(&cycles); // STOP TIMER
// Barrier
timer_start(&cycles); // START TIMER
// Write cache to current MRAM block
mram_write(cache_A, address_B, BLOCK_SIZE);
// Barrier
result->w_cycles += timer_stop(&cycles); // STOP TIMER
result->count += 1;
}
return 0;
}
|
